 |
Richard Danzig
Richard is currently the Nunn Prize Fellow at the Center for Strategic and
International Studies in Washington, DC, a senior fellow at the CNA Corporation,
and a consultant to the Department of Defense. Richard served as the 71st
Secretary of the Navy from 1998 to 2001. He was the Undersecretary of the
Navy from 1993 to 1997. He is currently a director at National Semiconductor
Corporation, Human Genome Sciences Corporation, and Saffron Hill Ventures.
He also serves as Chairman of the Board of the Center for Strategic and Budgetary
Assessments, and a member of the Board of Directors of Public Agenda and the
Partnership for Public Service. He holds a BA from Reed College, a JD from
Yale Law, and a PhD from Oxford, where he was a Rhodes Scholar. He has three
times received the Department of Defense's highest award for civilians, the
Defense Distinguished Public Service Award
Professor Henry I. Smith
Professor Smith is Director of the Nanostructures Laboratory at MIT. From
1968-80, Henry Smith was at MIT Lincoln Laboratory, where he worked on surface-acoustic-wave
(SAW) devices, and pioneered the development of techniques for fabricating
submicron and nanometer structures. In 1977 he joined the MIT faculty, where
he now holds the Joseph F. and Nancy P. Keithley Chair in Electrical Engineering.
In recent years, his research has emphasized nanofabrication, electronic devices,
quantum effects in sub-100nm structures, optoelectronic device fabrication,
and semiconductor-on-insulator films, He and his coworkers are responsible
for several innovations in nanostructures technology and applications, including:
conformable photomask lithography, x-ray lithography, the phase -shift mask,
the attenuating phase shifter, spatial-phase-locked electron-beam lithography,
interferometric alignment, graphoepitaxy, subboundary entrainment, surface-energy-driven
grain growth, achromatic interferometric lithography, sub-100-nm Si MOSFETs,
and a variety of quantum-effect and single-electron structures. Prof. Smith
is a Fellow of the IEEE and a member of the National Academy of Engineering,
the APS, AVS, MRS, and Sigma Xi.
Professor Dimitri A. Antoniadis
Dimitri A. Antoniadis, a native of Greece, received his B.S. in Physics from
the National University of Athens in 1970 and his Ph.D. in Electrical Engineering
in 1976 from Stanford University. His initial research activities were in
the area of measurement and modeling of the earth's ionosphere and thermosphere
ranging from instrument design to computer simulation. After earning his Ph.D.
at Stanford he led the development of the first two generations of the SUPREM
process simulator, and since then his technical activity has been in the area
of semiconductor devices and integrated circuit technology. He has worked
on the physics of diffusion in silicon, thin-film technology and devices,
and quantum-effect semiconductor devices. His current research focuses on
the physics and technology of extreme-submicron Si, SOI and Si/SiGe MOSFETs.
In 1978 Dr. Antoniadis joined the faculty at MIT where he currently holds
the Ray and Maria Stata chair in Electrical Engineering. He was co-founder
and first Director of the MIT Micro- systems Technology Laboratories and from
1993 to 2000 he was Director of the SRC MIT Center of Excellence for Microsystems
Technology. Currently he is Director of the multi-university Focus Research
Center for Materials Structures and Devices centered at MIT. He is the recipient
of the Solid State Science and Technology Young Author Award of the Electrochemical
Society in 1979, the Paul Rappaport Award of the IEEE in 1998, and the 2002
Andrew Grove Award of the IEEE. Prof. Antoniadis is a Fellow of the IEEE since
1986.
Richard D. Schinella
R ich was previously Vice President, Wafer Process R&D at LSI Logic Corporation.
He also served as General Manager of Pilot Line Operations at LSI, and was
responsible for establishing a world-class prototype manufacturing organization.
He led the teams that brought more than a dozen CMOS technologies into production,
from 1µ-2LM through 0.11 µ-8LM. He has been issued over
35 patents, with over 10 more pending, on innovative CMOS methods and processes.
He has served as a member of the Board of the Semiconductor Research Corporation
for 10 years and was Chairman from 2002-2004. He was previously Director
of Operations at Sierra Semiconductor, Manager of Basic Technology Development
at Synertek, and Manager of Process Engineering at both Zilog and Fairchild.
Chuck May
Chuck May is currently Director of Operations for the Center for Nanoscience
and Engineering at the University of Kentucky. He was previously Senior Director
of Operations Engineering at ON Semiconductor and at LSI Logic, Inc., where
he was responsible for process technology development, including both strategy
and execution. He successfully completed definition of 130nm and 90nm process
technologies, and co-developed a 130nm process with 115nm gates with TSMC.
He was also in charge of research and development. Before that, he was Process
Technology, Transfer, and Development Manager at AMD, where he was named an
AMD Fellow. While at AMD he spearheaded the largest and best fab startup
in AMD's history. He has also worked in new technology development at General
Electric Company and Mostek. He is the inventor or co-inventor of over 107
issued patents. He holds a PhD in Chemistry from the University of Kentucky
and a BS in Chemistry and Mathematics from Morehead State University.
John R. Carruthers
John R. Carruthers is a Distinguished Professor of Physics at Portland State
University, as well as Co-Director of the Oregon Nanosciences and Microtechnologies
Institute. He also serves as a Professor of Electrical and Computer Engineering
at Portland State University. He has previously been Senior Advisor, Nanoelectronics
and Molecular Electronics and Interim Department Head, Electrical and Computer
Engineering for the OGI School of Science and Engineering. He was the Director
of Components Research for Intel Corp. from 1984-2000, where he was credited
with pushing the company to develop the next generation of chip imprinting,
extreme ultraviolet lithography and was instrumental in Intel's development
of ever-faster processors. Before Intel, he was Manager, Materials Characterization
Department at Hewlett-Packard Laboratories and Program Director, Microgravity
Sciences Division, NASA. He spent 14 years at Bell Laboratories in semiconductor
and nonlinear optical materials research (1959-1963 and 1967-1977). He has
an extensive record of publications and involvement in industry collaborative
activities, such as serving as Chair of the SRC Strategic Planning Committee
(1995-2000), Member of the Emerging Device Research Group of the International
Technology Roadmap for Semiconductors (2002-present), and Chair of the Technology
Committee of the American Electronics Association (1991-1993). He holds a
PhD in Materials Science and Engineering from the University of Toronto.
   |
       |